Author Topic: Voodoo CPU Command Line Tool 1.0 alpha 4 REPORTS  (Read 3153 times)

0 Members and 1 Guest are viewing this topic.

mitchde

  • Entrant
  • Posts: 8
Voodoo CPU Command Line Tool 1.0 alpha 4 REPORTS
« on: April 28, 2010, 12:59:04 PM »
Hi , my Intel C2D 7600 , 2.666 @ 3000 MHz, 333 Mhz FSB (3 GHz with multi 9* max!) shown :

worked !
Only FSB is not seen as 333 MHz so multipliers 10 would crash cpu , in BIOS 9* set and FSB 333 MHz set

Code: [Select]
bash-3.2# /Volumes/TEMP_1/DOWNLOADS/DL\ SAFARI/vcpu-1-0-a-4/vcpu
Voodoo CPU Command Line Tool v 1.0a4
------------------------------------
(C) 2009-10 Superhai

CPUID data

CPU Vendor: GenuineIntel
CPU Signature: 10676 Family: 6 Model: 23 Stepping: 6
               Brand ID: 0 Chunks: 8 Count: 2

CPU Features:
......

CPU Cache descriptors:
  Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
  Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
  Data TLB: 4-MB Pages, 4-way set associative, 32 entries
  64-byte Prefetching
  L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
  L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries
  2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die
  1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size
  Data TLB: 4-KB Pages, 4-way set associative, 256 entries
  1st-level data cache: 32-KB, 8-way set associative, 64-byte line size

CPU Deterministic cache 1
  Data cache
  Cache level:                1
  Number of APIC ids:         2
  Number of sharing threads:  1
  Ways of associativity:      8
  Physical Line partitions:   1
  System Coherency Line Size: 64
  Number of Sets:             64
  Cache size:                 32768
  Self Initializing cache level
  WBINVD/INVD behavior on lower level caches

CPU Deterministic cache 2
  Instruction cache
  Cache level:                1
  Number of APIC ids:         2
  Number of sharing threads:  1
  Ways of associativity:      8
  Physical Line partitions:   1
  System Coherency Line Size: 64
  Number of Sets:             64
  Cache size:                 32768
  Self Initializing cache level
  WBINVD/INVD behavior on lower level caches

CPU Deterministic cache 3
  Unified cache
  Cache level:                2
  Number of APIC ids:         2
  Number of sharing threads:  2
  Ways of associativity:      12
  Physical Line partitions:   1
  System Coherency Line Size: 64
  Number of Sets:             4096
  Cache size:                 3145728
  Self Initializing cache level
  WBINVD/INVD behavior on lower level caches

MONITOR/MWAIT Parameters
  Smallest monitor line size: 64
  Largest monitor line size:  64
  C0 sub-states: 0
  C1 sub-states: 2
  C2 sub-states: 2 (not i7)
  C3 sub-states: 2 (i7 C6)
  C4 sub-states: 2 (i7 C7)
  Support for treating interrupts as break-events for MWAIT

Power Mangement parameters
  Number of Interrupt Thresholds: 2
  Digital Thermal Sensor Capability
  Hardware Coordination Feedback Capability (Presence of IA32_APERF, IA32_MPERF MSRs)

CPUID 7: EAX: 00000000 EBX: 00000000 ECX: 00000000 EDX: 00000000

CPUID 8: EAX: 00000400 EBX: 00000000 ECX: 00000000 EDX: 00000000

Direct Cache Access (DCA)
  Copy of MSR PLATFORM_DCA_CAP: 00000000

Architectural Performance Monitor Features
  Version:                        2
  Counters per logical processor: 2
  Bits per programmable counter:  40
  Events per logical processor:   7
  Fixed counters:                 3
  Bits in fixed counter:          40
  Core Cycles supported
  Instructions Retired supported
  Reference Cycles supported
  Last Level Cache References supported
  Last Level Cache Misses supported
  Branch Instructions Retired supported
  Branch Mispredicts Retired supported

CPU Extended Features:
  EM64T   IntelĀ® 64 Instruction Set Architecture
  XD      Execution Disable Bit
  SYSCALL Support for the SYSCALL and SYSRET instructions
  LSAHF   LAHF and SAHF instructions available in IA32e 64-bits mode
CPU Brand name:
  Intel(R) Core(TM)2 Duo CPU     E7300  @ 2.66GHz

CPUID EXT 5: EAX: 00000000 EBX: 00000000 ECX: 00000000 EDX: 00000000

Extended L2 Cache Features
  L2 Cache size:      3072 k
  L2 Cache line size: 64
  Associativity:      8-way

Advanced Power Management

Virtual and Physical address Sizes
  Physical Address Size bits: 36
  Virtual Address Size bits:  48

MSR data

IA32_PLATFORM_ID
  CPU0 0x04000000a9848a20
    Platform ID: 0
  CPU1 0x04000000a9848a20
    Platform ID: 0

IA32_MPERF IA32_APERF
  CPU0 Perf Count: 83 %
  CPU1 Perf Count: 83 %

MSR_FSB_FREQ
  CPU0 0x0000000000000800
    [b]FSB: 266.7 MHz [/b]1066.7 MHz // in real 3000 Mhz, because FSB 333 MHz
  CPU1 0x0000000000000800
    [b]FSB: 266.7 MHz [/b]1066.7 MHz

IA32_PERF_STATUS MSR_PLATFORM_INFO
  CPU0 0x061a0a2006000920
  CPU0 0x001a0a2019190716
    Current: Voltage 1.2250 V Multiplier 9.0 Frequency 2400.0 MHz  // gives 9*333 = 3.0 GHz
    Minimum: Voltage 1.1500 V Multiplier 6.0 Frequency 1600.0 MHz
    Maximum: Voltage 1.2250 V Multiplier [b]10.0[/b] Frequency 2666.7 MHz // would cpu crash, 9* max because FSB 333
    Maximum: Voltage 1.2250 V Multiplier 10.0 Frequency 2666.7 MHz
    Poweron: Voltage 1.1500 V Multiplier 6.0 Frequency 1600.0 MHz
    Sleep  : Voltage 1.1000 V
  CPU1 0x061a0a2006000920
  CPU1 0x001a0a2019190716
    Current: Voltage 1.2250 V Multiplier 9.0 Frequency 2400.0 MHz // gives 9*333 = 3.0 GHz
    Minimum: Voltage 1.1500 V Multiplier 6.0 Frequency 1600.0 MHz
    Maximum: Voltage 1.2250 V Multiplier [b]10.0[/b] Frequency 2666.7 MHz // would cpu crash, 9* max because FSB 333
    Maximum: Voltage 1.2250 V Multiplier [b]10.0[/b] Frequency 2666.7 MHz
    Poweron: Voltage 1.1500 V Multiplier 6.0 Frequency 1600.0 MHz
    Sleep  : Voltage 1.1000 V
bash-3.2#
« Last Edit: April 28, 2010, 01:00:52 PM by mitchde »

Superhai

  • VoodooLabs
  • Posts: 102
Re: Voodoo CPU Command Line Tool 1.0 alpha 4 REPORTS
« Reply #1 on: April 28, 2010, 03:27:56 PM »
Is this a bug report for VoodooPower??